Continual Flow Pipelines: Achieving Resource-Efficient Latency Tolerance

	This Article
	Subscribers, please Login Purchase article: $19 PDF HTML IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan/Endnote
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Srikanth T. Srinivasan Articles by Ravi Rajwar Articles by Haitham Akkary Articles by Amit Gandhi Articles by Michael Upton

November/December 2004 (vol. 24 no. 6)

pp. 62-73

	ASCII Text	x
	Srikanth T. Srinivasan, Ravi Rajwar, Haitham Akkary, Amit Gandhi, Michael Upton, "Continual Flow Pipelines: Achieving Resource-Efficient Latency Tolerance," IEEE Micro, vol. 24, no. 6, pp. 62-73, November/December, 2004.

	BibTex	x
	@article{ 10.1109/MM.2004.71, author = {Srikanth T. Srinivasan and Ravi Rajwar and Haitham Akkary and Amit Gandhi and Michael Upton}, title = {Continual Flow Pipelines: Achieving Resource-Efficient Latency Tolerance}, journal ={IEEE Micro}, volume = {24}, number = {6}, issn = {0272-1732}, year = {2004}, pages = {62-73}, doi = {http://doi.ieeecomputersociety.org/10.1109/MM.2004.71}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - MGZN JO - IEEE Micro TI - Continual Flow Pipelines: Achieving Resource-Efficient Latency Tolerance IS - 6 SN - 0272-1732 SP62 EP73 EPD - 62-73 A1 - Srikanth T. Srinivasan, A1 - Ravi Rajwar, A1 - Haitham Akkary, A1 - Amit Gandhi, A1 - Michael Upton, PY - 2004 VL - 24 JA - IEEE Micro ER -

Srikanth T. Srinivasan, Intel Microprocessor Technology Labs

Ravi Rajwar, Intel Microprocessor Technology Labs

Haitham Akkary, Intel Microprocessor Technology Labs

Amit Gandhi, Portland State University

Michael Upton, Intel Microprocessor Technology Labs

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/MM.2004.71

Continual flow pipelines let a processor core sustain a very large and adaptive instruction window while keeping its scheduler and register file small. The resulting improved cache efficiency, resource decoupling, and look-ahead capability enable many such cores to reside on a single chip for high throughput while enabling high single-thread performance.

Citation:

Srikanth T. Srinivasan, Ravi Rajwar, Haitham Akkary, Amit Gandhi, Michael Upton, "Continual Flow Pipelines: Achieving Resource-Efficient Latency Tolerance," IEEE Micro, vol. 24, no. 6, pp. 62-73, Nov./Dec. 2004, doi:10.1109/MM.2004.71

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.