Nonuniform Cache Architectures for Wire-Delay Dominated On-Chip Caches November/December 2003 (vol. 23 no. 6) pp. 99-107
Nonuniform cache access designs solve the on-chip wire delay problem for future large integrated caches. By embedding a network in the cache, NUCA designs let data migrate within the cache, clustering the working set nearest the processor.
Citation:
Changkyu Kim, Doug Burger, Stephen W. Keckler, "Nonuniform Cache Architectures for Wire-Delay Dominated On-Chip Caches," IEEE Micro, vol. 23, no. 6, pp. 99-107, Nov./Dec. 2003, doi:10.1109/MM.2003.1261393 Usage of this product signifies your acceptance of the Terms of Use. | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||