Dynamic Frequency and Voltage Scaling for a Multiple-Clock-Domain Microprocessor

Micro
2003
Issue No. 6 - November/December
Abstract - Dynamic Frequency and Voltage Scaling for a Multiple-Clock-Domain Microprocessor

	This Article
	Subscribers, please Login Purchase article: $19 PDF HTML IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Grigorios Magklis Articles by Greg Semeraro Articles by David H. Albonesi Articles by Steven G. Dropsho Articles by Sandhya Dwarkadas Articles by Michael L. Scott

November/December 2003 (vol. 23 no. 6)

pp. 62-68

	ASCII Text	x
	Grigorios Magklis, Greg Semeraro, David H. Albonesi, Steven G. Dropsho, Sandhya Dwarkadas, Michael L. Scott, "Dynamic Frequency and Voltage Scaling for a Multiple-Clock-Domain Microprocessor," IEEE Micro, vol. 23, no. 6, pp. 62-68, November/December, 2003.

	BibTex	x
	@article{ 10.1109/MM.2003.1261388, author = {Grigorios Magklis and Greg Semeraro and David H. Albonesi and Steven G. Dropsho and Sandhya Dwarkadas and Michael L. Scott}, title = {Dynamic Frequency and Voltage Scaling for a Multiple-Clock-Domain Microprocessor}, journal ={IEEE Micro}, volume = {23}, number = {6}, issn = {0272-1732}, year = {2003}, pages = {62-68}, doi = {http://doi.ieeecomputersociety.org/10.1109/MM.2003.1261388}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - MGZN JO - IEEE Micro TI - Dynamic Frequency and Voltage Scaling for a Multiple-Clock-Domain Microprocessor IS - 6 SN - 0272-1732 SP62 EP68 EPD - 62-68 A1 - Grigorios Magklis, A1 - Greg Semeraro, A1 - David H. Albonesi, A1 - Steven G. Dropsho, A1 - Sandhya Dwarkadas, A1 - Michael L. Scott, PY - 2003 VL - 23 JA - IEEE Micro ER -

Grigorios Magklis, Intel

Greg Semeraro, Rochester Institute of Technology

David H. Albonesi, University of Rochester

Steven G. Dropsho, University of Rochester

Sandhya Dwarkadas, University of Rochester

Michael L. Scott, University of Rochester

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/MM.2003.1261388

Multiple clock domains is one solution to the increasing problem of propagating the clock signal across increasingly larger and faster chips. The ability to independently scale frequency and voltage in each domain creates a powerful means of reducing power dissipation.

Citation:

Grigorios Magklis, Greg Semeraro, David H. Albonesi, Steven G. Dropsho, Sandhya Dwarkadas, Michael L. Scott, "Dynamic Frequency and Voltage Scaling for a Multiple-Clock-Domain Microprocessor," IEEE Micro, vol. 23, no. 6, pp. 62-68, Nov./Dec. 2003, doi:10.1109/MM.2003.1261388

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.