loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
38th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'05)
Dynamic Helper Threaded Prefetching on the Sun UltraSPARC CMP Processor
Barcelona, Spain
November 12-November 16
ISBN: 0-7695-2440-0
Jiwei Lu, University of Minnesota, Twin Cities
Abhinav Das, University of Minnesota, Twin Cities
Wei-Chung Hsu, University of Minnesota, Twin Cities
Khoa Nguyen, Sun Microsystems Inc.
Santosh G. Abraham, Sun Microsystems Inc.

Data prefetching via helper threading has been extensively investigated on Simultaneous Multi- Threading (SMT) or Virtual Multi-Threading (VMT) architectures. Although reportedly large cache latency can be hidden by helper threads at runtime, most techniques rely on hardware support to reduce context switch overhead between the main thread and helper thread as well as rely on static profile feedback to construct the help thread code. This paper develops a new solution by exploiting helper threaded prefetching through dynamic optimization on the latest UltraSPARC Chip-Multiprocessing (CMP) processor. Our experiments show that by utilizing the otherwise idle processor core, a single user-level helper thread is sufficient to improve the runtime performance of the main thread without triggering multiple thread slices. Moreover, since the multiple cores are physically decoupled in the CMP, contention introduced by helper threading is minimal. This paper also discusses several key technical challenges of building a lightweight dynamic optimization/software scouting system on the UltraSPARC/Solaris platform.

Citation:
Jiwei Lu, Abhinav Das, Wei-Chung Hsu, Khoa Nguyen, Santosh G. Abraham, "Dynamic Helper Threaded Prefetching on the Sun UltraSPARC CMP Processor," micro, pp.93-104, 38th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'05), 2005
Usage of this product signifies your acceptance of the Terms of Use.