DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/MDT.2008.172
This is the first of two roundtables on electronic system-level design. ESL design and tools have been present in the design landscape for many years. Significant ESL innovations are now part of most advanced design methodologies, spanning the domains of modeling, simulation, and synthesis. Techniques such as transaction-level modeling, automatic interconnection generation, behavioral synthesis, automatic instruction-set customization, retargetable compilers, and many others are currently used in the design of multimillion-gate chips. Yet, ESL design still seems to struggle to live up to the promise of providing increased productivity and design quality. This roundtable examines these issues and attempts to provide a definite picture of where ESL design is today and where it might be in the next five to 10 years. The participants in this roundtable include well-known experts in ESL design from the user side, universities, and tool providers.
Index Terms:
ESL design, platform-based design, verification, high-level synthesis, hardware-software partitioning, system level, ESL vendors
Citation:
Reinaldo Bergamaschi, Luca Benini, Krisztian Flautner, Wido Kruijtzer, Alberto Sangiovanni-Vincentelli, Kazutoshi Wakabayashi, "The State of ESL Design," IEEE Design and Test of Computers, vol. 25, no. 6, pp. 510-519, Nov. 2008, doi:10.1109/MDT.2008.172 Usage of this product signifies your acceptance of the Terms of Use. | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||