DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/MDT.2007.197
This is a review of Low Power Methodology Manual: For System-on-Chip Design (by Michael Keating, David Flynn, Rob Aitken, Alan Gibbons, and Kaijian Shi). This book provides a comprehensive inventory of methods of low-power IC design, along with discussions of the various options available to design groups for implementing both basic and advanced techniques into their SoC designs. It also contains some chapter references and a reasonably sized bibliography that point to some of the significant background and fundamental work underlying these recommendations.
Index Terms:
low power, methodology manual, IC design, SoC design
Citation:
Grant Martin, "Making a List...Checking it Twice," IEEE Design and Test of Computers, vol. 24, no. 6, pp. 596-597, Nov. 2007, doi:10.1109/MDT.2007.197 Usage of this product signifies your acceptance of the Terms of Use. | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||