November/December 2006 (vol. 23 no. 6) pp. 436-437
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/MDT.2006.147
As silicon manufacturing processes scale to and beyond the 65-nm node, process variations are consuming an increasingly larger portion of design and test budgets. Such variations play a significant part in subthreshold leakage and other important device performance metrics. The rise in inherent systematic and random nonuniformity as we scale our silicon devices to the level of atomic scaling will have far-reaching effects on every aspect of design, manufacturing, test, and overall reliability. This special issue explores this subject from different perspectives: process monitoring, testing, adaptive circuits, and architecture changes.
Index Terms:
process variation, subthreshold leakage, silicon manufacturing processes, process monitoring, adaptive circuits
Citation:
T.M. Mak, Sani Nassif, "Guest Editors' Introduction: Process Variation and Stochastic Design and Test," IEEE Design and Test of Computers, vol. 23, no. 6, pp. 436-437, Nov./Dec. 2006, doi:10.1109/MDT.2006.147 Usage of this product signifies your acceptance of the Terms of Use. | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb