Defect and Error Tolerance in the Presence of Massive Numbers of Defects May/June 2004 (vol. 21 no. 3) pp. 216-227
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/MDT.2004.8
As scaling approaches the physical limits of devices, we will continue to see increasing levels of process variations, noise, and defect densities. Many applications today can tolerate certain levels of errors resulting from such factors. This article introduces a new approach for error tolerance resulting in chips containing only errors acceptable for such applications.
Citation:
Melvin A. Breuer, Sandeep K. Gupta, T.M. Mak, "Defect and Error Tolerance in the Presence of Massive Numbers of Defects," IEEE Design and Test of Computers, vol. 21, no. 3, pp. 216-227, May/June 2004, doi:10.1109/MDT.2004.8 Usage of this product signifies your acceptance of the Terms of Use. | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||