An Integrated Environment for Technology Closure of Deep-Submicron IC Designs January/February 2004 (vol. 21 no. 1) pp. 14-22
With larger chip images and increasingly aggressive technologies, key design processes must interoperate. PDS, a physical-synthesis system, accomplishes technology closure through interacting processes of logic optimization, placement, timing, clock insertion, and routing, all using a common infrastructure with robust variable-accuracy analysis abstractions.
Citation:
Louise Trevillyan, David Kung, Ruchir Puri, Lakshmi N. Reddy, Michael A. Kazda, "An Integrated Environment for Technology Closure of Deep-Submicron IC Designs," IEEE Design and Test of Computers, vol. 21, no. 1, pp. 14-22, Jan./Feb. 2004, doi:10.1109/MDT.2004.1261846 Usage of this product signifies your acceptance of the Terms of Use. | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||