Instruction Scheduler Generation for Retargetable Compilation
January/February 2003 (vol. 20 no. 1)
pp. 34-41
The availability of C compilers is crucial to the efficient design of embedded systems. Using virtual resources to automatically generate parts of a compiler's instruction scheduler from a formal processor description significantly reduces the overall scheduler generation time.
Citation:
Oliver Wahlen, Manuel Hohenauer, Rainer Leupers, Heinrich Meyr, "Instruction Scheduler Generation for Retargetable Compilation," IEEE Design and Test of Computers, vol. 20, no. 1, pp. 34-41, Jan./Feb. 2003, doi:10.1109/MDT.2003.1173051
Usage of this product signifies your acceptance of the
Terms of Use.
|
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||