Efficient Sequential Test Generation Based on Logic Simulation September/October 2002 (vol. 19 no. 5) pp. 56-64
A simple and highly efficient logic-simulation-based test generator uses a genetic algorithm to achieve both high fault coverage and short test generation times.
Citation:
Shuo Sheng, Michael S. Hsiao, "Efficient Sequential Test Generation Based on Logic Simulation," IEEE Design and Test of Computers, vol. 19, no. 5, pp. 56-64, Sep./Oct. 2002, doi:10.1109/MDT.2002.1033793 Usage of this product signifies your acceptance of the Terms of Use. | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||