Emerging Nanoscale Memory and Logic Devices: A Critical Assessment

	This Article
	Subscribers, please Login Purchase article: $19 PDF HTML IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan/Endnote
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by James A. Hutchby Articles by Ralph Cavin Articles by Victor Zhirnov Articles by Joe E. Brewer Articles by George Bourianoff

May 2008 (vol. 41 no. 5)

pp. 28-32

	ASCII Text	x
	James A. Hutchby, Ralph Cavin, Victor Zhirnov, Joe E. Brewer, George Bourianoff, "Emerging Nanoscale Memory and Logic Devices: A Critical Assessment," Computer, vol. 41, no. 5, pp. 28-32, May, 2008.

	BibTex	x
	@article{ 10.1109/MC.2008.154, author = {James A. Hutchby and Ralph Cavin and Victor Zhirnov and Joe E. Brewer and George Bourianoff}, title = {Emerging Nanoscale Memory and Logic Devices: A Critical Assessment}, journal ={Computer}, volume = {41}, number = {5}, issn = {0018-9162}, year = {2008}, pages = {28-32}, doi = {http://doi.ieeecomputersociety.org/10.1109/MC.2008.154}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - MGZN JO - Computer TI - Emerging Nanoscale Memory and Logic Devices: A Critical Assessment IS - 5 SN - 0018-9162 SP28 EP32 EPD - 28-32 A1 - James A. Hutchby, A1 - Ralph Cavin, A1 - Victor Zhirnov, A1 - Joe E. Brewer, A1 - George Bourianoff, PY - 2008 KW - ITRS KW - CMOS KW - MOSFET KW - nanotechnology KW - memory KW - logic VL - 41 JA - Computer ER -

James A. Hutchby, Semiconductor Research Corp.

Ralph Cavin, Semiconductor Research Corp.

Victor Zhirnov, Semiconductor Research Corp.

Joe E. Brewer, University of Florida

George Bourianoff, Intel

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/MC.2008.154

As the semiconductor industry pursues increased functional density and performance, an ITRS working group considers the long-term potential of emerging nanodevices to replace ultimately scaled CMOS logic or memory device technology.

1. 28 "Emerging Memory and Logic Devices—A Critical Assessment," International Technology Roadmap for Semiconductors: 2007 Edition, L. Wilson, ed., 2008, pp. 30–36.1. V.V. Zhirnov et al., "Limits to Binary Logic Switch Scaling—A Gedanken Model," Proc. IEEE, Nov. 2003, pp. 1934–1939.

Index Terms:

ITRS, CMOS, MOSFET, nanotechnology, memory, logic

Citation:

James A. Hutchby, Ralph Cavin, Victor Zhirnov, Joe E. Brewer, George Bourianoff, "Emerging Nanoscale Memory and Logic Devices: A Critical Assessment," Computer, vol. 41, no. 5, pp. 28-32, May 2008, doi:10.1109/MC.2008.154

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.