A Parallel Architecture for Radix-2 Fast Fourier Transform

	This Article
	Subscribers, please Login Purchase article: $19 PDF IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan/Endnote
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Ph. Philipov Articles by V. Lazarov Articles by Z. Zlatev Articles by M. Ivanova

IEEE John Vincent Atanasoff 2006 International Symposium on Modern Computing (JVA'06)

Sofia, Bulgari

October 03-October 06

ISBN: 0-7695-2643-8

	ASCII Text	x
	Ph. Philipov, V. Lazarov, Z. Zlatev, M. Ivanova, "A Parallel Architecture for Radix-2 Fast Fourier Transform," John Vincent Atanasoff Modern Computing, International Symposium on, pp. 229-234, IEEE John Vincent Atanasoff 2006 International Symposium on Modern Computing (JVA'06), 2006.

	BibTex	x
	@article{ 10.1109/JVA.2006.4, author = {Ph. Philipov and V. Lazarov and Z. Zlatev and M. Ivanova}, title = {A Parallel Architecture for Radix-2 Fast Fourier Transform}, journal ={John Vincent Atanasoff Modern Computing, International Symposium on}, volume = {0}, year = {2006}, isbn = {0-7695-2643-8}, pages = {229-234}, doi = {http://doi.ieeecomputersociety.org/10.1109/JVA.2006.4}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - John Vincent Atanasoff Modern Computing, International Symposium on TI - A Parallel Architecture for Radix-2 Fast Fourier Transform SN - 0-7695-2643-8 SP229 EP234 A1 - Ph. Philipov, A1 - V. Lazarov, A1 - Z. Zlatev, A1 - M. Ivanova, PY - 2006 KW - Parallel Fast Fourier Transform KW - Highperformance computer architectures. VL - 0 JA - John Vincent Atanasoff Modern Computing, International Symposium on ER -

Ph. Philipov, Bulgarian Academy of Science

V. Lazarov, Bulgarian Academy of Science

Z. Zlatev, Bulgarian Academy of Science

M. Ivanova, Bulgarian Academy of Science

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/JVA.2006.4

This paper describes the main problems, connected with the parallel implementation of the Fast Fourier Transform (FFT) algorithm on different highperformance computer architectures. Discussed is a possibility for the FFT parallel realization on a parallel architecture, suitable for implementation on field programmable gate arrays (FPGA) and based on perfect shuffle interconnection pattern. Discussed are the main properties of the architecture and similarities with the scalar case Analyzed are the problems of parameterization and automatic generation of the architecture.

Index Terms:

Parallel Fast Fourier Transform, Highperformance computer architectures.

Citation:

Ph. Philipov, V. Lazarov, Z. Zlatev, M. Ivanova, "A Parallel Architecture for Radix-2 Fast Fourier Transform," jva, pp.229-234, IEEE John Vincent Atanasoff 2006 International Symposium on Modern Computing (JVA'06), 2006

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.