Instruction Based Testbench Architecture, invited

I
IWSOC
2005
Fifth International Workshop on System-on-Chip for Real-Time Applications (IWSOC'05)
Abstract - Instruction Based Testbench Architecture, invited

	This Article
	Subscribers, please Login Purchase article: $19 PDF IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Ho-seok Choi Articles by Seung-beom Lee Articles by Sin-chong Park

Fifth International Workshop on System-on-Chip for Real-Time Applications (IWSOC'05)

Banff, Alberta, Canada

July 20-July 24

ISBN: 0-7695-2403-6

	ASCII Text	x
	Ho-seok Choi, Seung-beom Lee, Sin-chong Park, "Instruction Based Testbench Architecture, invited," System-on-Chip for Real-Time Applications, International Workshop on, pp. 329-333, Fifth International Workshop on System-on-Chip for Real-Time Applications (IWSOC'05), 2005.

	BibTex	x
	@article{ 10.1109/IWSOC.2005.76, author = {Ho-seok Choi and Seung-beom Lee and Sin-chong Park}, title = {Instruction Based Testbench Architecture, invited}, journal ={System-on-Chip for Real-Time Applications, International Workshop on}, volume = {0}, year = {2005}, isbn = {0-7695-2403-6}, pages = {329-333}, doi = {http://doi.ieeecomputersociety.org/10.1109/IWSOC.2005.76}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - System-on-Chip for Real-Time Applications, International Workshop on TI - Instruction Based Testbench Architecture, invited SN - 0-7695-2403-6 SP329 EP333 A1 - Ho-seok Choi, A1 - Seung-beom Lee, A1 - Sin-chong Park, PY - 2005 KW - null VL - 0 JA - System-on-Chip for Real-Time Applications, International Workshop on ER -

Ho-seok Choi, Information and Communications University

Seung-beom Lee, Information and Communications University

Sin-chong Park, Information and Communications University

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/IWSOC.2005.76

This paper presents the synthesizable test-bench architecture based on the defined instruction for standalone mode verification. The proposed test-bench performs fast emulation with low resource and increases flexibility and reusability with variable description of instructions. To prove the performance of our testbench, we verified IEEE 802.11a PHY baseband system and compare with co-sim mode and modified co-sim mode emulation.

Citation:

Ho-seok Choi, Seung-beom Lee, Sin-chong Park, "Instruction Based Testbench Architecture, invited," iwsoc, pp.329-333, Fifth International Workshop on System-on-Chip for Real-Time Applications (IWSOC'05), 2005

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.