An Automatic Layout Generator for I/O Cells

	This Article
	Subscribers, please Login Purchase article: $19 PDF IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Li-Chun Tien Articles by Jing-Jou Tang Articles by Mi-Chang Chang

Fifth International Workshop on System-on-Chip for Real-Time Applications (IWSOC'05)

Banff, Alberta, Canada

July 20-July 24

ISBN: 0-7695-2403-6

	ASCII Text	x
	Li-Chun Tien, Jing-Jou Tang, Mi-Chang Chang, "An Automatic Layout Generator for I/O Cells," System-on-Chip for Real-Time Applications, International Workshop on, pp. 295-300, Fifth International Workshop on System-on-Chip for Real-Time Applications (IWSOC'05), 2005.

	BibTex	x
	@article{ 10.1109/IWSOC.2005.39, author = {Li-Chun Tien and Jing-Jou Tang and Mi-Chang Chang}, title = {An Automatic Layout Generator for I/O Cells}, journal ={System-on-Chip for Real-Time Applications, International Workshop on}, volume = {0}, year = {2005}, isbn = {0-7695-2403-6}, pages = {295-300}, doi = {http://doi.ieeecomputersociety.org/10.1109/IWSOC.2005.39}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - System-on-Chip for Real-Time Applications, International Workshop on TI - An Automatic Layout Generator for I/O Cells SN - 0-7695-2403-6 SP295 EP300 A1 - Li-Chun Tien, A1 - Jing-Jou Tang, A1 - Mi-Chang Chang, PY - 2005 KW - null VL - 0 JA - System-on-Chip for Real-Time Applications, International Workshop on ER -

Li-Chun Tien, Southern Taiwan University of Technology

Jing-Jou Tang, Southern Taiwan University of Technology

Mi-Chang Chang, Southern Taiwan University of Technology

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/IWSOC.2005.39

We present a new design methodology for I/O cell library design automation. It?s different from the conventional cell library compilers or generators, which generate the cells for standard cells or regular structures (e.g., SRAM). The proposed compiler will generate I/O cells based on a set of parameterized unit-cells with the features of scalable geometry dependence. The compilation results of the I/O cells have been proved in a 0.13um LOGIC 1P8M process. Through this compiler, the number of unit-cells needed to be maintained is dramatically reduced, thereby reducing library development costs and time to market.

Citation:

Li-Chun Tien, Jing-Jou Tang, Mi-Chang Chang, "An Automatic Layout Generator for I/O Cells," iwsoc, pp.295-300, Fifth International Workshop on System-on-Chip for Real-Time Applications (IWSOC'05), 2005

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.