An Acoustic Echo Canceller Chip

	This Article
	Subscribers, please Login Purchase article: $19 PDF IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Mostafa Borhani Articles by Vafa Sedghi

Fifth International Workshop on System-on-Chip for Real-Time Applications (IWSOC'05)

Banff, Alberta, Canada

July 20-July 24

ISBN: 0-7695-2403-6

	ASCII Text	x
	Mostafa Borhani, Vafa Sedghi, "An Acoustic Echo Canceller Chip," System-on-Chip for Real-Time Applications, International Workshop on, pp. 193-198, Fifth International Workshop on System-on-Chip for Real-Time Applications (IWSOC'05), 2005.

	BibTex	x
	@article{ 10.1109/IWSOC.2005.36, author = {Mostafa Borhani and Vafa Sedghi}, title = {An Acoustic Echo Canceller Chip}, journal ={System-on-Chip for Real-Time Applications, International Workshop on}, volume = {0}, year = {2005}, isbn = {0-7695-2403-6}, pages = {193-198}, doi = {http://doi.ieeecomputersociety.org/10.1109/IWSOC.2005.36}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - System-on-Chip for Real-Time Applications, International Workshop on TI - An Acoustic Echo Canceller Chip SN - 0-7695-2403-6 SP193 EP198 A1 - Mostafa Borhani, A1 - Vafa Sedghi, PY - 2005 KW - null VL - 0 JA - System-on-Chip for Real-Time Applications, International Workshop on ER -

Mostafa Borhani, Soha Industrial Development

Vafa Sedghi, Soha Industrial Development

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/IWSOC.2005.36

This paper has mentioned new algorithms in adaptive acoustic echo cancellation (AEC): Subband Adaptive Filtering (SAF) and Partitioned Block Hartley Domain Adaptive Filtering (PBHDAF). The computational complexity of these algorithms is less than their older partners with very fast convergence rate. We have proposed these algorithms for real time processing and we implement this system as acoustic echo canceller with Very high speed integrated circuit Hardware Description Language (VHDL). Also a block diagram for integrated implementation of this AEC is proposed that can be constructed in System On Chip (SOC) or System In Package (SIP) technologies.

Citation:

Mostafa Borhani, Vafa Sedghi, "An Acoustic Echo Canceller Chip," iwsoc, pp.193-198, Fifth International Workshop on System-on-Chip for Real-Time Applications (IWSOC'05), 2005

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.