Design Considerations for Optically Connected Systems on Chip

I
IWSOC
2003
The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications (IWSOC'03)
Abstract - Design Considerations for Optically Connected Systems on Chip

	This Article
	Subscribers, please Login Purchase article: $19 PDF IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Neal K. Bambha Articles by Shuvra S. Bhattacharyya Articles by Gary Euliss

The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications (IWSOC'03)

Calgary, Alberta, Canada

June 30-July 02

ISBN: 0-7695-1944-X

	ASCII Text	x
	Neal K. Bambha, Shuvra S. Bhattacharyya, Gary Euliss, "Design Considerations for Optically Connected Systems on Chip," System-on-Chip for Real-Time Applications, International Workshop on, pp. 299, The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications (IWSOC'03), 2003.

	BibTex	x
	@article{ 10.1109/IWSOC.2003.1213052, author = {Neal K. Bambha and Shuvra S. Bhattacharyya and Gary Euliss}, title = {Design Considerations for Optically Connected Systems on Chip}, journal ={System-on-Chip for Real-Time Applications, International Workshop on}, volume = {0}, year = {2003}, isbn = {0-7695-1944-X}, pages = {299}, doi = {http://doi.ieeecomputersociety.org/10.1109/IWSOC.2003.1213052}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - System-on-Chip for Real-Time Applications, International Workshop on TI - Design Considerations for Optically Connected Systems on Chip SN - 0-7695-1944-X SP EP A1 - Neal K. Bambha, A1 - Shuvra S. Bhattacharyya, A1 - Gary Euliss, PY - 2003 KW - null VL - 0 JA - System-on-Chip for Real-Time Applications, International Workshop on ER -

Neal K. Bambha, University of Maryland, College Park USA

Shuvra S. Bhattacharyya, University of Maryland, College Park USA

Gary Euliss, Fairfax, VA USA

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/IWSOC.2003.1213052

This paper addresses some fundamental issues relating to the design of systems on chip that utilize optical interconnects. We present an information theoretical model for assessing trade-offs between global and local partitions in these systems, and evaluate interconnect topology synthesis and application mapping techniques for digital signal processing (DSP) applications in these systems.

Citation:

Neal K. Bambha, Shuvra S. Bhattacharyya, Gary Euliss, "Design Considerations for Optically Connected Systems on Chip," iwsoc, pp.299, The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications (IWSOC'03), 2003

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.