loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications (IWSOC'03)
A Survey oA Survey on System-On-a-Chip Designn System-On-a-Chip Design
Calgary, Alberta, Canada
June 30-July 02
ISBN: 0-7695-1944-X
Ali Habibi, Concordia University, Montreal, Quebec, Canada
Sofi?ne Tahar, Concordia University, Montreal, Quebec, Canada
Advancement in the microelectronics era made it possible the integration of a complete yet complex system on a single chip. Over 10 million gates, integrated together and running a real-time optimized software red crossed classical design techniques. Register level will serve as an assembly language for the new design languages or so called system level languages. The problematic is to define a language that can allow the design of such a complex systems. In this paper, we explore different paradigms of state-of-the-art of the System-ona-Chip (SoC) modeling and design. In particular, this paper presents the main proposals in defining a system level language and discusses their advantages and drawbacks.
Citation:
Ali Habibi, Sofi?ne Tahar, "A Survey oA Survey on System-On-a-Chip Designn System-On-a-Chip Design," iwsoc, pp.212, The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications (IWSOC'03), 2003
Usage of this product signifies your acceptance of the Terms of Use.