loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications (IWSOC'03)
Dynamic Hardware-Software Partitioning on Reconfigurable System-on-Chip
Calgary, Alberta, Canada
June 30-July 02
ISBN: 0-7695-1944-X
Peter Waldeck, School of ITEE, University of Queensland
Neil Bergmann, School of ITEE, University of Queensland
This paper introduces a computer architecture suitable for embedded real-time applications where low power consumption is a requirement. This is achieved through the use of a hybrid hardware-software system. A system architecture is proposed which allows for modules of a system to be implemented in either hardware or software. Implementation choices may be made dynamically based on the loading of the host microprocessor, in a multi-tasking environment. An approach to inter-module communication is described, along with how this is affected by dynamic configuration. Acoustic echo cancellation through the use of the maximal length correlation technique is used as an application example. Implementation as a hybrid hardware-software system is examined. An example partitioning arrangement shows total bus bandwidth utilization to be approximately 1%.
Citation:
Peter Waldeck, Neil Bergmann, "Dynamic Hardware-Software Partitioning on Reconfigurable System-on-Chip," iwsoc, pp.102, The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications (IWSOC'03), 2003
Usage of this product signifies your acceptance of the Terms of Use.