loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Fifth International Conference on Information Technology: New Generations (itng 2008)
Parallel FFT Algorithms on Network-on-Chips
April 07-April 09
ISBN: 978-0-7695-3099-4
This paper presents several parallel FFT algorithms with different degree of communication overhead for multiprocessors in Network-on-Chip (NoC) environment. Three different methods of parallel FFT are presented. One is the reference parallel FFT for comparison, and the other two with well-distributed computation as well as reduced communication overhead. By evenly distributing parallel computation tasks which uses data locality, the execution time for completing each stage of FFT can be reduced. Moreover, by optimizing data exchanges we minimize the communication overhead. Depending on the communication regularity, one can select appropriate parallel FFT algorithm. By using the simulation results of our cycle-accurate SystemC NoC model with a parameterizable 2-D mesh architecture, and the performance analysis in time as well as complexity, our proposed algorithms are shown to outperform other parallel FFT algorithm or high-speed DSP implementations.
Index Terms:
FFT, Parallel Programming, Network-on-Chip (NoC), Embedded DSP system
Citation:
Jun Ho Bahn, Jungsook Yang, Nader Bagherzadeh, "Parallel FFT Algorithms on Network-on-Chips," itng, pp.1087-1093, Fifth International Conference on Information Technology: New Generations (itng 2008), 2008
Usage of this product signifies your acceptance of the Terms of Use.