loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Fifth International Conference on Information Technology: New Generations (itng 2008)
A FPGA Coprocessor for the Cryptographic Tate Pairing over Fp
April 07-April 09
ISBN: 978-0-7695-3099-4
Identity based cryptography offers a number of functional advantages over traditional public key cryptosystems and has attracted much research interest in the last few years. The computational costs demanded for such functionalities result to be significantly greater than those bounded to other methods. The overall efficiency of identity based protocols and applications is dominated by the computation of the main used primitive, namely the Tate pairing. The paper focuses on the design of a parallel hardware accelerator for the computation of the Tate pairing that makes use of arithmetics over finite fields with a large prime characteristic. Performance measurements are discussed and compared with previous solutions based on different definitions and algorithms.
Index Terms:
FPGA Tate Fp
Citation:
Alessandro Barenghi, Guido Bertoni, Luca Breveglieri, Gerardo Pelosi, "A FPGA Coprocessor for the Cryptographic Tate Pairing over Fp," itng, pp.112-119, Fifth International Conference on Information Technology: New Generations (itng 2008), 2008
Usage of this product signifies your acceptance of the Terms of Use.