loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Third International Conference on Information Technology: New Generations (ITNG'06)
Four Hardware Implementations for the M-ary Modular Exponentiation
Las Vegas, Nevada
April 10-April 12
ISBN: 0-7695-2497-4
Nadia Nedjah, State University of Rio de Janeiro
Luiza de Macedo Mourelle, State University of Rio de Janeiro
Modular exponentiation is a cornerstone operation to several public-key cryptosystems. It is performed using successive modular multiplications. Clearly, one needs to reduce the total number of modular multiplication required. In this paper, we propose four hardware implementations for computing modular exponentiations using the m-ary method. During this step, the first implementation pre-computes all powers while the second computes only those that are necessary. The main difference between the first two implementations resides in the pre-processing step. However, the first implementation requires less hardware area than the second. The last two do require any pre-processing of the exponent. One of these two implementations is hardware only and the second uses the co-design methodology. We compare these two implementations using the performance factor, which takes into account both space and time requirements.
Citation:
Nadia Nedjah, Luiza de Macedo Mourelle, "Four Hardware Implementations for the M-ary Modular Exponentiation," itng, pp.210-215, Third International Conference on Information Technology: New Generations (ITNG'06), 2006
Usage of this product signifies your acceptance of the Terms of Use.