International Test Conference 2004 (ITC'04) Post-Packaging Auto Repair Techniques for Fast Row Cycle Embedded DRAM Charlotte, NC, USA October 26-October 28 ISBN: 0-7803-8581-0
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ITC.2004.141
A post-packaging auto repair technique is implemented in a 36Mb embedded DRAM macro of 6ns cycle time. It consists of internal compare circuit, redundancy analyzer, and anti-fuses. The internal auto programming of anti-fuse fixes post-packaging failures.
Citation:
Osamu Wada, Toshimasa Namekawa, Hiroshi Ito, Atsushi Nakayama, Shuso Fujii, "Post-Packaging Auto Repair Techniques for Fast Row Cycle Embedded DRAM," itc, pp.1016-1023, International Test Conference 2004 (ITC'04), 2004 Usage of this product signifies your acceptance of the Terms of Use. | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||