loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
International Test Conference 2004 (ITC'04)
Post-Packaging Auto Repair Techniques for Fast Row Cycle Embedded DRAM
Charlotte, NC, USA
October 26-October 28
ISBN: 0-7803-8581-0
Osamu Wada, Toshiba Corporation, Kawasaki, Japan
Toshimasa Namekawa, Toshiba Corporation, Kawasaki, Japan
Hiroshi Ito, Toshiba Corporation, Kawasaki, Japan
Atsushi Nakayama, Toshiba Corporation, Kawasaki, Japan
Shuso Fujii, Toshiba Corporation, Kawasaki, Japan
A post-packaging auto repair technique is implemented in a 36Mb embedded DRAM macro of 6ns cycle time. It consists of internal compare circuit, redundancy analyzer, and anti-fuses. The internal auto programming of anti-fuse fixes post-packaging failures.
Citation:
Osamu Wada, Toshimasa Namekawa, Hiroshi Ito, Atsushi Nakayama, Shuso Fujii, "Post-Packaging Auto Repair Techniques for Fast Row Cycle Embedded DRAM," itc, pp.1016-1023, International Test Conference 2004 (ITC'04), 2004
Usage of this product signifies your acceptance of the Terms of Use.