IEEE Computer Society Annual Symposium on VLSI (ISVLSI '07) Overview of the Scalable Communications Core Porto Alegre, Brazil March 09-March 11 ISBN: 0-7695-2896-1
The Scalable Communications Core (SCC) is a power- and area-efficient solution for physical layer (PHY) and lower MAC processing of concurrent multiple wireless protocols. Our architecture consists of coarse-grained, heterogeneous, programmable accelerators connected via a packet-switched 3-ary 2- cube Network on Chip (NoC). The combination of the accelerators, which were developed for key communications kernels, and the NoC results in an architecture that is flexible for multiple protocols, extensible for future standards and scalable to support multiple simultaneous streams.
Citation:
Jeff Hoffman, David Arditti Ilitzky, Anthony Chun, Aliaksei Chapyzhenka, "Overview of the Scalable Communications Core," isvlsi, pp.3-8, IEEE Computer Society Annual Symposium on VLSI (ISVLSI '07), 2007 Usage of this product signifies your acceptance of the Terms of Use. | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||