loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
IEEE Computer Society Annual Symposium on VLSI (ISVLSI '07)
High Speed Soft-Error-Tolerant Latch and Flip-Flop Design for Multiple VDD Circuit
Porto Alegre, Brazil
March 09-March 11
ISBN: 0-7695-2896-1
Saihua Lin, Tsinghua University
Huazhong Yang, Tsinghua University
Rong Luo, Tsinghua University
In this paper, a novel soft-error-tolerant latch and a novel softerror- tolerant flip-flop are presented for multiple VDD circuit design. By utilizing local redundancy, the latch and the flip-flop can recover from soft errors caused by cosmic rays and particle strikes. By using output feedback, implicit pulsed clock, and conditional discharged techniques, the proposed flip-flop can behave as a level converter and without the problems of static leakage and redundant switching activity. Since the setup time of the new flip flop is negative, it can further mitigate the impact of single event transient (SET) at the D input of the flip-flop. Experimental results show that compared to the traditional D soft-error-tolerant latch, the delay of the new D latch is 29.1% less but with a more than 16.5% power reduction. Compared to the traditional high speed level converting flip-flop, the D-Q delay and power of the new flip-flop are about 47.7% and 54% less than those of the traditional one respectively.
Citation:
Saihua Lin, Huazhong Yang, Rong Luo, "High Speed Soft-Error-Tolerant Latch and Flip-Flop Design for Multiple VDD Circuit," isvlsi, pp.273-278, IEEE Computer Society Annual Symposium on VLSI (ISVLSI '07), 2007
Usage of this product signifies your acceptance of the Terms of Use.