loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
IEEE Computer Society Annual Symposium on VLSI (ISVLSI '07)
Porto Alegre, Brazil
March 09-March 11
ISBN: 0-7695-2896-1
Rajesh Thirugnanam, Virginia Tech, Blacksburg, VA
Dong Sam Ha, Virginia Tech, Blacksburg, VA
T. M. Mak, Research Scientist Test Technology Research, Santa Clara, CA
Power line communications (PLC) using impulse ultra wideband (UWB) in a microprocessor had been proposed for ubiquitous access of internal nodes for test/debug purposes. In this paper, we present a data recovery block, which is a key component for the proposed system. The data recovery block uses a novel sensing scheme, in which the sensing circuit?s Power Supply Rejection Ratio (PSRR) is deliberately degraded. The proposed data recovery block was implemented in TSMC 0.18 ?m CMOS process. Transient simulations indicate that our data recovery block can successfully recover data from a power line modulated with impulses with amplitude of about 90 mV and period of 300 ps. The proposed data recovery block consumes 2.8 mW when operating at a sampling rate of 1 GHz.
Citation:
Rajesh Thirugnanam, Dong Sam Ha, T. M. Mak, "Data Recovery Block Design for Impulse Modulated Power Line Communications in a Microprocessor," isvlsi, pp.153-158, IEEE Computer Society Annual Symposium on VLSI (ISVLSI '07), 2007
Usage of this product signifies your acceptance of the Terms of Use.