loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
IEEE Computer Society Annual Symposium on VLSI (ISVLSI '07)
A Power Estimation Methodology for QDI Asynchronous Circuits based on High-Level Simulation
Porto Alegre, Brazil
March 09-March 11
ISBN: 0-7695-2896-1
Mahtab Niknahad, Amirkabir University of Technology, Iran
Behnam Ghavami, Amirkabir University of Technology, Iran
Mehrdad Najibi, Amirkabir University of Technology, Iran
Hossein Pedram, Amirkabir University of Technology, Iran
In this paper, we present a new efficient methodology for power estimation of QDI Asynchronous circuits at pre-synthesized level. Power estimation at high-level is performed by simulating the intermediate format of the design. This format consists of concurrent processes. The number of reads and writes accesses on processes ports are counted by analyzing the conditional and computational portion during the simulation. To verify the accuracy of our presented method we applied it to Reed-Solomon as the benchmark. The Simulation results show (15-20) % average error in comparison with the power measured by SPICE.
Citation:
Mahtab Niknahad, Behnam Ghavami, Mehrdad Najibi, Hossein Pedram, "A Power Estimation Methodology for QDI Asynchronous Circuits based on High-Level Simulation," isvlsi, pp.471-472, IEEE Computer Society Annual Symposium on VLSI (ISVLSI '07), 2007
Usage of this product signifies your acceptance of the Terms of Use.