loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design (ISVLSI'05)
High Speed Max-Log-MAP Turbo SISO Decoder Implementation Using Branch Metric Normalization
Tampa, Florida
May 11-May 12
ISBN: 0-7695-2365-X
J. H. Han, University of Edinburgh
A. T. Erdogan, University of Edinburgh and Institute of System Level Integration
T. Arslan, University of Edinburgh and Institute of System Level Integration
The authors present a turbo soft-in soft-out (SISO) decoder based on Max-Log maximum a posteriori (ML-MAP) algorithm implemented with sliding window (SW) method. A novel technique based on branch metric normalization is introduced to improve the speed performance of the decoder. The turbo decoder with the proposed technique has been synthesized to evaluate its power consumption and area usage using a 0.18um standard CMOS cell library. It is shown that while power consumption and area usage change slightly with our technique, it achieves up to 58% speed-up compared to a conventional SISO decoder architecture.
Citation:
J. H. Han, A. T. Erdogan, T. Arslan, "High Speed Max-Log-MAP Turbo SISO Decoder Implementation Using Branch Metric Normalization," isvlsi, pp.173-178, IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design (ISVLSI'05), 2005
Usage of this product signifies your acceptance of the Terms of Use.