IEEE Computer Society Annual Symposium on VLSI: Emerging Trends in VLSI Systems Design (ISVLSI'04) A Review of Large Parallel Counter Designs Lafayette, Louisiana February 19-February 20 ISBN: 0-7695-2097-9
Parallel counters are key elements of many arithmetic elements, especially fast multipliers. This paper reviews a number of counter designs that have been presented over the last four decades. In this paper, the emphasis is on (7, 3) counters.
Citation:
Earl E. Swartzlander, Jr., "A Review of Large Parallel Counter Designs," isvlsi, pp.89, IEEE Computer Society Annual Symposium on VLSI: Emerging Trends in VLSI Systems Design (ISVLSI'04), 2004 Usage of this product signifies your acceptance of the Terms of Use. | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||