Networks-On-Chip:The Quest for On-Chip Fault-Tolerant Communication

I
ISVLSI
2003
IEEE Computer Society Annual Symposium on VLSI (ISVLSI'03)
Abstract - Networks-On-Chip:The Quest for On-Chip Fault-Tolerant Communication

	This Article
	Subscribers, please Login Purchase article: $19 PDF IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Radu Marculescu

IEEE Computer Society Annual Symposium on VLSI (ISVLSI'03)

Tampa, Florida

February 20-February 21

ISBN: 0-7695-1904-0

	ASCII Text	x
	Radu Marculescu, "Networks-On-Chip:The Quest for On-Chip Fault-Tolerant Communication," VLSI, IEEE Computer Society Annual Symposium on, pp. 8, IEEE Computer Society Annual Symposium on VLSI (ISVLSI'03), 2003.

	BibTex	x
	@article{ 10.1109/ISVLSI.2003.1183347, author = {Radu Marculescu}, title = {Networks-On-Chip:The Quest for On-Chip Fault-Tolerant Communication}, journal ={VLSI, IEEE Computer Society Annual Symposium on}, volume = {0}, year = {2003}, isbn = {0-7695-1904-0}, pages = {8}, doi = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2003.1183347}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - VLSI, IEEE Computer Society Annual Symposium on TI - Networks-On-Chip:The Quest for On-Chip Fault-Tolerant Communication SN - 0-7695-1904-0 SP EP A1 - Radu Marculescu, PY - 2003 KW - null VL - 0 JA - VLSI, IEEE Computer Society Annual Symposium on ER -

Radu Marculescu, Carnegie Mellon University

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2003.1183347

In this paper, we discuss the possibility of achieving on- chip fault-tolerant communication based on a new communication paradigm called stochastic communication.Specifically, for a generic tile-based architecture, we present a randomized algorithm which not only separates computation from communication, but also provides the required fault-tolerance to on-chip failures.This new technique is easy and cheap to implement in SoCs that integrate a large number of communicating IP cores.

Citation:

Radu Marculescu, "Networks-On-Chip:The Quest for On-Chip Fault-Tolerant Communication," isvlsi, pp.8, IEEE Computer Society Annual Symposium on VLSI (ISVLSI'03), 2003

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.