A Basis for Formal Robustness Checking

I
ISQED
2008
9th International Symposium on Quality Electronic Design (isqed 2008)
Abstract - A Basis for Formal Robustness Checking

	This Article
	Subscribers, please Login Purchase article: $19 PDF RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Goerschwin Fey Articles by Rolf Drechsler

9th International Symposium on Quality Electronic Design (isqed 2008)

March 17-March 19

ISBN: 978-0-7695-3117-5

	ASCII Text	x
	Goerschwin Fey, Rolf Drechsler, "A Basis for Formal Robustness Checking," Quality Electronic Design, International Symposium on, pp. 784-789, 9th International Symposium on Quality Electronic Design (isqed 2008), 2008.

	BibTex	x
	@article{ 10.1109/ISQED.2008.42, author = {Goerschwin Fey and Rolf Drechsler}, title = {A Basis for Formal Robustness Checking}, journal ={Quality Electronic Design, International Symposium on}, volume = {0}, year = {2008}, isbn = {978-0-7695-3117-5}, pages = {784-789}, doi = {http://doi.ieeecomputersociety.org/10.1109/ISQED.2008.42}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - Quality Electronic Design, International Symposium on TI - A Basis for Formal Robustness Checking SN - 978-0-7695-3117-5 SP784 EP789 A1 - Goerschwin Fey, A1 - Rolf Drechsler, PY - 2008 KW - Robustness KW - Formal Methods KW - SAT KW - Fault models VL - 0 JA - Quality Electronic Design, International Symposium on ER -

Goerschwin Fey

Rolf Drechsler

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ISQED.2008.42

Correct input/output behavior of circuits in presence of internal malfunctions becomes more and more important. But reliable and efficient methods to measure this robustness are not available yet. In this paper a formal measure for the robustness of a circuit is introduced. Then, a first algorithm to determine the robustness is presented. This is done by reducing the problem either to sequential equivalence checking or to a sequence of property checking instances. The technique also identifies those parts of the circuit that are not robust from a functional point of view and therefore have to be hardened during layout.

Index Terms:

Robustness, Formal Methods, SAT, Fault models

Citation:

Goerschwin Fey, Rolf Drechsler, "A Basis for Formal Robustness Checking," isqed, pp.784-789, 9th International Symposium on Quality Electronic Design (isqed 2008), 2008

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.