loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
9th International Symposium on Quality Electronic Design (isqed 2008)
A High-Performance Bus Architecture for Strongly Coupled Interconnects
March 17-March 19
ISBN: 978-0-7695-3117-5
ASCII Text
x 
 
Michael N. Skoufis, Kedar Karmarkar, Themistoklis Haniotakis, Spyros Tragoudas, "A High-Performance Bus Architecture for Strongly Coupled Interconnects," Quality Electronic Design, International Symposium on, pp. 407-410, 9th International Symposium on Quality Electronic Design (isqed 2008), 2008.
 
 
BibTex
x
 
@article{ 10.1109/ISQED.2008.21,
author = {Michael N. Skoufis and Kedar Karmarkar and Themistoklis Haniotakis and Spyros Tragoudas},
title = {A High-Performance Bus Architecture for Strongly Coupled Interconnects},
journal ={Quality Electronic Design, International Symposium on},
volume = {0},
year = {2008},
isbn = {978-0-7695-3117-5},
pages = {407-410},
doi = {http://doi.ieeecomputersociety.org/10.1109/ISQED.2008.21},
publisher = {IEEE Computer Society},
address = {Los Alamitos, CA, USA},
}
 
 
RefWorks Procite/RefMan/Endnote
x 
 
TY - CONF
JO - Quality Electronic Design, International Symposium on
TI - A High-Performance Bus Architecture for Strongly Coupled Interconnects
SN - 978-0-7695-3117-5
SP407
EP410
A1 - Michael N. Skoufis,
A1 - Kedar Karmarkar,
A1 - Themistoklis Haniotakis,
A1 - Spyros Tragoudas,
PY - 2008
KW - high-speed bus
KW - crosstalk
VL - 0
JA - Quality Electronic Design, International Symposium on
ER -
 
Coupling and increasing wire resistance on interconnect fabrics undermine the speed of the transient electrical signals. A brute-force approach for a crosstalk-reduced design relies on increasing the distance of interconnects from each other and using additional repeated logic. A pipelined bus-architecture exploiting the existing electrical noise is proposed. Process variations are taken into consideration in the analysis. The proposed technique is validated for the 65nm and 90nm CMOS processes for interconnects of various lengths.
Index Terms:
high-speed bus, crosstalk
Citation:
Michael N. Skoufis, Kedar Karmarkar, Themistoklis Haniotakis, Spyros Tragoudas, "A High-Performance Bus Architecture for Strongly Coupled Interconnects," isqed, pp.407-410, 9th International Symposium on Quality Electronic Design (isqed 2008), 2008
Usage of this product signifies your acceptance of the Terms of Use.