9th International Symposium on Quality Electronic Design (isqed 2008)
Two New Methods for Accurate Test Set Relaxation via Test Set Replacement
March 17-March 19
ISBN: 978-0-7695-3117-5
This papaer presents two different techniques for relaxing a given test set by maximizing the number of unspecified bits in the test set, without compromising the fault coverage or increasing the test set size. The first method replaces each pattern in the test set with another targeting as few faults as necessary. The second method iterates among faults and enforces detection of a fault only by the test resulting in the largest specified bits reduction. Experimental results show increased reduction rates, even when the input test set has been compacted or already contains unspecified bits, when compared to existing methods. The effectiveness of the proposed methods is demonstrated for two popular test set embedding schemes, using the obtained test sets.
Index Terms:
Test Generation, Test Set Relaxation
Citation:
Stelios Neophytou, Maria K. Michael, "Two New Methods for Accurate Test Set Relaxation via Test Set Replacement," isqed, pp.827-831, 9th International Symposium on Quality Electronic Design (isqed 2008), 2008
Usage of this product signifies your acceptance of the
Terms of Use.
|
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||