8th International Symposium on Quality Electronic Design (ISQED'07) An Automated and Fast OPC Algorithm for OPC-Aware Layout Design San Jose, California March 26-March 28 ISBN: 0-7695-2795-7
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ISQED.2007.32
To reduce design spin time, OPC-unfriendly spots in IC layout should be found out by designer before tape-out. This can be done by firstly running a "trial OPC" step on the layout, followed by running an ORC step to verify the result. In this paper we introduce a new OPC algorithm using an edge bias modeling method. When given a piece of sample post-OPC layout, software based on this algorithm can automatically correct a design with similar recipe but dozens of times faster than traditional model-based method, at cost of some accuracy loss. This makes the algorithm a good choice for "trial OPC".
Citation:
Ye Chen, Zheng Shi, Xiaolang Yan, "An Automated and Fast OPC Algorithm for OPC-Aware Layout Design," isqed, pp.782-787, 8th International Symposium on Quality Electronic Design (ISQED'07), 2007 Usage of this product signifies your acceptance of the Terms of Use. | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||