loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
8th International Symposium on Quality Electronic Design (ISQED'07)
A High Performance, Scalable Multiplexed Keeper Technique
San Jose, California
March 26-March 28
ISBN: 0-7695-2795-7
Jaydeep P. Kulkarni, Purdue University, USA
Kaushik Roy, Purdue University, USA
This paper presents a new technique to improve performance of wide dynamic circuits by efficiently using the conditional keeper. PMOS transistor which is used to charge the dynamic node in the precharge phase is also used as a conditional keeper in the evaluation phase. The keeper functionality is merged in precharge PMOS. It is found that at same DC noise robustness; this technique gives 9% improvement in delay, 14% improvement in power and 18% improvement in clock load compared to conditional keeper technique. This technique shows zero delay penalty at higher noise immunity compared to conventional dynamic circuits. Also, this technique can be used as a burn-in tolerant keeper by adding a ?Burn-In? control signal to the multiplexed keeper without adding extra load at the dynamic node. For scaled technologies, proposed technique predicts consistent improvement in DC noise robustness compared to conventional dynamic circuits.
Citation:
Jaydeep P. Kulkarni, Kaushik Roy, "A High Performance, Scalable Multiplexed Keeper Technique," isqed, pp.545-549, 8th International Symposium on Quality Electronic Design (ISQED'07), 2007
Usage of this product signifies your acceptance of the Terms of Use.