loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
7th International Symposium on Quality Electronic Design (ISQED'06)
Minimizing Ohmic Loss in Future Processor IR Events
San Jose, California
March 27-March 29
ISBN: 0-7695-2523-7
Mark M. Budnik, Purdue University
Kaushik Roy, Purdue University
IR events are periods in time when processors draw a high level of steady state operating current. During IR events, ohmic losses occur in the power delivery path. To minimize these ohmic losses, conventional systems use parallelism to reduce the resistance of the power delivery path. As operating currents continue to increase, however, additional remedies may be required to maintain acceptable ohmic losses. We show how a processor with integrated step down converters can be used to reduce the ohmic loss in its power delivery path. In a 130nm technology node, our integrated solution can reduce the delivery path ohmic loss by 32.8%.
Citation:
Mark M. Budnik, Kaushik Roy, "Minimizing Ohmic Loss in Future Processor IR Events," isqed, pp.650-658, 7th International Symposium on Quality Electronic Design (ISQED'06), 2006
Usage of this product signifies your acceptance of the Terms of Use.