loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
7th International Symposium on Quality Electronic Design (ISQED'06)
Time Redundancy Based Scan Flip-Flop Reuse To Reduce SER Of Combinational Logic
San Jose, California
March 27-March 29
ISBN: 0-7695-2523-7
Praveen Elakkumanan, University at Buffalo
Kishan Prasad, University at Buffalo
Ramalingam Sridhar, University at Buffalo
With technology scaling, combinational logic is becoming increasingly vulnerable to radiation strikes. Classical fault tolerant techniques mainly address Single Even Upsets (SEUs). Robust combinational logic designs capable of tolerating Single Event Transients (SETs) also are needed in lower technology nodes. In this paper, we present a novel SET mitigation scheme for flip-flops based on the time redundancy principle. The incurred area overhead due to the radiation hardening is minimized by reusing existing components (uses existing scan portion for SET tolerance). As shown by the simulation results, the proposed SET tolerant flip-flop has no performance overheads and simulation results that show the area overheads in ISCAS benchmark circuits are also presented.
Citation:
Praveen Elakkumanan, Kishan Prasad, Ramalingam Sridhar, "Time Redundancy Based Scan Flip-Flop Reuse To Reduce SER Of Combinational Logic," isqed, pp.617-624, 7th International Symposium on Quality Electronic Design (ISQED'06), 2006
Usage of this product signifies your acceptance of the Terms of Use.