7th International Symposium on Quality Electronic Design (ISQED'06)
System-level process variability compensation on memory organizations of dynamic applications: a case study
San Jose, California
March 27-March 29
ISBN: 0-7695-2523-7
C. Sanz, Universidad Complutense, 28040 Madrid, Spain
M. Prieto, Universidad Complutense, Madrid, Spain
Process variability and the dynamism of new applications have a tremendous impact on both the performance and the energy consumption of memory organizations of embedded systems. In this paper, we explore the combination of code transformations at compilation time and architectural-level techniques to tackle both problems, introducing a new methodology to combine them in an integrated and coordinated way. Our approach manages to reduce significantly the energy overhead associated to both variability and application dynamism (up to 50% according to our simulations) without compromising the application timing constraints.
Citation:
C. Sanz, M. Prieto, A. Papanikolaou, M. Miranda, F. Catthoor, "System-level process variability compensation on memory organizations of dynamic applications: a case study," isqed, pp.376-382, 7th International Symposium on Quality Electronic Design (ISQED'06), 2006