loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Sixth International Symposium on Quality of Electronic Design (ISQED'05)
Power Supply Noise-Aware Scheduling and Allocation for DSP Synthesis
San Jose, California
March 21-March 23
ISBN: 0-7695-2301-3
ASCII Text
x 
 
Dongku Kang, Yiran Chen, Kaushik Roy, "Power Supply Noise-Aware Scheduling and Allocation for DSP Synthesis," Quality Electronic Design, International Symposium on, pp. 48-53, Sixth International Symposium on Quality of Electronic Design (ISQED'05), 2005.
 
 
BibTex
x
 
@article{ 10.1109/ISQED.2005.97,
author = {Dongku Kang and Yiran Chen and Kaushik Roy},
title = {Power Supply Noise-Aware Scheduling and Allocation for DSP Synthesis},
journal ={Quality Electronic Design, International Symposium on},
volume = {0},
year = {2005},
isbn = {0-7695-2301-3},
pages = {48-53},
doi = {http://doi.ieeecomputersociety.org/10.1109/ISQED.2005.97},
publisher = {IEEE Computer Society},
address = {Los Alamitos, CA, USA},
}
 
 
RefWorks Procite/RefMan/Endnote
x 
 
TY - CONF
JO - Quality Electronic Design, International Symposium on
TI - Power Supply Noise-Aware Scheduling and Allocation for DSP Synthesis
SN - 0-7695-2301-3
SP48
EP53
A1 - Dongku Kang,
A1 - Yiran Chen,
A1 - Kaushik Roy,
PY - 2005
KW - null
VL - 0
JA - Quality Electronic Design, International Symposium on
ER -
 
Dongku Kang, Purdue University, West Lafayette, IN
Yiran Chen, Purdue University, West Lafayette, IN
Kaushik Roy, Purdue University, West Lafayette, IN
As technology scales down, power supply noise is becoming a performance and reliability bottleneck in modern VLSI. We propose a power supply noise-aware design methodology for high-level synthesis. By evaluating power supply noise in the early design stage, the proposed method generates schedule and resource allocation with a floorplan such that the power supply noise is minimized. To achieve the goal, we formulated the problem using a genetic algorithm. Compared to designs that do not consider supply noise, the proposed methodology reduces power supply noise up to 44%.
Citation:
Dongku Kang, Yiran Chen, Kaushik Roy, "Power Supply Noise-Aware Scheduling and Allocation for DSP Synthesis," isqed, pp.48-53, Sixth International Symposium on Quality of Electronic Design (ISQED'05), 2005
Usage of this product signifies your acceptance of the Terms of Use.