This paper describes power grid planning methodology for high-performance microprocessors and SOC chips. It shows how to estimate currents from an existing chip to a new chip. The power grid planning and pre-layout simulation becomes important for time to market of chip design. We will discuss the current scaling technique and one SOC design example. More details on the methodology can be found in [Power Distribution Network Design for VLSI].