Deep Sub-Micron Static Timing Analysis in Presence of Crosstalk

	This Article
	Subscribers, please Login Purchase article: $19 PDF IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan/Endnote
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Peivand F. Tehrani Articles by Shang Woo Chyou Articles by Uma Ekambaram

First International Symposium on Quality of Electronic Design

San Jose, California

March 20-March 22

ISBN: 0-7695-0525-2

	ASCII Text	x
	Peivand F. Tehrani, Shang Woo Chyou, Uma Ekambaram, "Deep Sub-Micron Static Timing Analysis in Presence of Crosstalk," Quality Electronic Design, International Symposium on, pp. 505, First International Symposium on Quality of Electronic Design, 2000.

	BibTex	x
	@article{ 10.1109/ISQED.2000.838937, author = {Peivand F. Tehrani and Shang Woo Chyou and Uma Ekambaram}, title = {Deep Sub-Micron Static Timing Analysis in Presence of Crosstalk}, journal ={Quality Electronic Design, International Symposium on}, volume = {0}, year = {2000}, isbn = {0-7695-0525-2}, pages = {505}, doi = {http://doi.ieeecomputersociety.org/10.1109/ISQED.2000.838937}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - Quality Electronic Design, International Symposium on TI - Deep Sub-Micron Static Timing Analysis in Presence of Crosstalk SN - 0-7695-0525-2 SP EP A1 - Peivand F. Tehrani, A1 - Shang Woo Chyou, A1 - Uma Ekambaram, PY - 2000 KW - Crosstalk KW - VLSI KW - simulation KW - transistor KW - static KW - timing KW - DSM VL - 0 JA - Quality Electronic Design, International Symposium on ER -

Peivand F. Tehrani, Synopsys Inc.

Shang Woo Chyou, Synopsys Inc.

Uma Ekambaram, Synopsys Inc.

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ISQED.2000.838937

A complete and accurate method for static timing analysis of deep sub-micron devices in presence of crosstalk is introduced. This scheme provides an efficient platform for fast and accurate static timing verification of large scale transistor and cell level netlists, with coupled interconnects and high switching speeds. This paper presents the solution to the crosstalk problem implemented in the static timing tool PathMill as its crosstalk extension (CTX). A comparison of simulation results between this approach and SPICE is also provided.

Index Terms:

Crosstalk, VLSI, simulation, transistor, static, timing, DSM

Citation:

Peivand F. Tehrani, Shang Woo Chyou, Uma Ekambaram, "Deep Sub-Micron Static Timing Analysis in Presence of Crosstalk," isqed, pp.505, First International Symposium on Quality of Electronic Design, 2000

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.