A Novel Balanced Ternary Adder Using Recharged Semi-Floating Gate Devices

I
ISMVL
2006
36th International Symposium on Multiple-Valued Logic (ISMVL'06)
Abstract - A Novel Balanced Ternary Adder Using Recharged Semi-Floating Gate Devices

	This Article
	Subscribers, please Login Purchase article: $19 PDF IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Henning Gundersen Articles by Yngvar Berg

36th International Symposium on Multiple-Valued Logic (ISMVL'06)

Singapore

May 17-May 20

ISBN: 0-7695-2532-6

	ASCII Text	x
	Henning Gundersen, Yngvar Berg, "A Novel Balanced Ternary Adder Using Recharged Semi-Floating Gate Devices," Multiple-Valued Logic, IEEE International Symposium on, pp. 18, 36th International Symposium on Multiple-Valued Logic (ISMVL'06), 2006.

	BibTex	x
	@article{ 10.1109/ISMVL.2006.7, author = {Henning Gundersen and Yngvar Berg}, title = {A Novel Balanced Ternary Adder Using Recharged Semi-Floating Gate Devices}, journal ={Multiple-Valued Logic, IEEE International Symposium on}, volume = {0}, year = {2006}, issn = {0195-623X}, pages = {18}, doi = {http://doi.ieeecomputersociety.org/10.1109/ISMVL.2006.7}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - Multiple-Valued Logic, IEEE International Symposium on TI - A Novel Balanced Ternary Adder Using Recharged Semi-Floating Gate Devices SN - 0195-623X SP EP A1 - Henning Gundersen, A1 - Yngvar Berg, PY - 2006 KW - null VL - 0 JA - Multiple-Valued Logic, IEEE International Symposium on ER -

Henning Gundersen, University of Oslo, Norway

Yngvar Berg, University of Oslo, Norway

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ISMVL.2006.7

This paper presents a novel voltage mode Balanced Ternary Adder (BTA), implemented with Recharged Semi- Floating Gate Devices. By using balanced ternary notation, it possible to take advantage of carry free addition, which is exploited in designing a fast adder cell. The circuit operates at 1 GHz clock frequency. The supply voltage is only 1.0 Volt. The circuit is simulated by using Cadence R Analog Design Environment, with CMOS090 process parameters, a 90nm General Purpose Bulk CMOS Process from STMicroelectronics with 7 metal layers. All the capacitors are metal plate capacitors, based on vertical coupling capacitance between stacked metal plates.

Citation:

Henning Gundersen, Yngvar Berg, "A Novel Balanced Ternary Adder Using Recharged Semi-Floating Gate Devices," ismvl, pp.18, 36th International Symposium on Multiple-Valued Logic (ISMVL'06), 2006

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.