34th International Symposium on Multiple-Valued Logic (ISMVL'04) A Systolic Parallel Multiplier over GF(3m) Using Neuron-MOS DLC University of Toronto, Toronto, Canada May 19-May 22 ISBN: 0-7695-2130-4
In this paper we present several different proposals for implementing a multiple-valued (MV) semi-floating-gate (SFG) D-latch. This paper aims to illustrate the advantages and disadvantages of each approach. Measurements from a fabricated chip at a 0.6?m CUP process is included for verifying the detailed arguments.
Citation:
Omid Mirmotahari, Yngvar Berg, "A Systolic Parallel Multiplier over GF(3m) Using Neuron-MOS DLC," ismvl, pp.135-138, 34th International Symposium on Multiple-Valued Logic (ISMVL'04), 2004 Usage of this product signifies your acceptance of the Terms of Use. | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||