A Novel Multiple-Valued Logic Design Using Ballistic Carbon Nanotube FETs

I
ISMVL
2004
34th International Symposium on Multiple-Valued Logic (ISMVL'04)
Abstract - A Novel Multiple-Valued Logic Design Using Ballistic Carbon Nanotube FETs

	This Article
	Subscribers, please Login Purchase article: $19 PDF IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Arijit Raychowdhury Articles by Kaushik Roy

34th International Symposium on Multiple-Valued Logic (ISMVL'04)

University of Toronto, Toronto, Canada

May 19-May 22

ISBN: 0-7695-2130-4

	ASCII Text	x
	Arijit Raychowdhury, Kaushik Roy, "A Novel Multiple-Valued Logic Design Using Ballistic Carbon Nanotube FETs," Multiple-Valued Logic, IEEE International Symposium on, pp. 14-19, 34th International Symposium on Multiple-Valued Logic (ISMVL'04), 2004.

	BibTex	x
	@article{ 10.1109/ISMVL.2004.1319913, author = {Arijit Raychowdhury and Kaushik Roy}, title = {A Novel Multiple-Valued Logic Design Using Ballistic Carbon Nanotube FETs}, journal ={Multiple-Valued Logic, IEEE International Symposium on}, volume = {0}, year = {2004}, issn = {0195-623X}, pages = {14-19}, doi = {http://doi.ieeecomputersociety.org/10.1109/ISMVL.2004.1319913}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - Multiple-Valued Logic, IEEE International Symposium on TI - A Novel Multiple-Valued Logic Design Using Ballistic Carbon Nanotube FETs SN - 0195-623X SP14 EP19 A1 - Arijit Raychowdhury, A1 - Kaushik Roy, PY - 2004 KW - null VL - 0 JA - Multiple-Valued Logic, IEEE International Symposium on ER -

Arijit Raychowdhury, Purdue University

Kaushik Roy, Purdue University

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ISMVL.2004.1319913

This paper presents a novel method of multiple-valued logic design using carbon nanotube FETs (CNFETs). The geometry dependant threshold voltage of these transistors has been used to design a ternary logic family. We have developed a SPICE compatible model of ballistic CNFETs. HSPICE has been used in all simulations and transient as well as dc characteristics have been studied.

Citation:

Arijit Raychowdhury, Kaushik Roy, "A Novel Multiple-Valued Logic Design Using Ballistic Carbon Nanotube FETs," ismvl, pp.14-19, 34th International Symposium on Multiple-Valued Logic (ISMVL'04), 2004

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.