loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Workshop 3
Programming Configurable Multiprocessors
Denver, Colorado
April 04-April 08
ISBN: 0-7695-2312-9
Steven A. Guccione, Cmpware, Inc., Austin, TX
A new high performance computation technique involving multiple processors on a single silicon die is quickly gaining popularity. This new design approach provides very high performance, excellent power efficiency and a high level of programmability as compared to other existing solutions. This approach also serves to move the design effort away from hardware design and toward software. This results in a faster time to market as well as a lower up-front design cost. This paper discusses the Configurable Multiprocessor design environment from Cmpware, Inc.. This toolkit is used to design ASIC, FPGA and SoC multiprocessor solutions.
Citation:
Steven A. Guccione, "Programming Configurable Multiprocessors," ipdps, vol. 4, pp.169b, 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Workshop 3, 2005
Usage of this product signifies your acceptance of the Terms of Use.