International Parallel and Distributed Processing Symposium (IPDPS'03)
Reconfigurable Processor Architectures for Mobile Phones
Nice, France
April 22-April 26
ISBN: 0-7695-1926-1
This paper describes a new dynamically Configurable System-on-Chip (CSoC) concept and integration, consisting of an ARM7 EJS processor-core, a coarse-grain 4x4 XPP-array from PACT XPP Technologies AG, and application-tailored global/local memory topology with efficient Amba-based communication interfaces. The system and introduced CSoC architecture is optimized for mobile communication algorithm scenario. The paper gives an overview on the overall system concept, the hardware datapath structures and their integration as well as discussing some selected application implementation results within this target area.
Citation:
Martin Vorbach, Jürgen Becker, "Reconfigurable Processor Architectures for Mobile Phones," ipdps, pp.181a, International Parallel and Distributed Processing Symposium (IPDPS'03), 2003
Usage of this product signifies your acceptance of the
Terms of Use.
|
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||