loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
13th IEEE International On-Line Testing Symposium (IOLTS 2007)
A C-element Latch Scheme with Increased Transient Fault Tolerance for Asynchronous Circuits
Heraklion, Crete, Greece
July 08-July 11
ISBN: 0-7695-2918-6
K.T. Gardiner, University of Newcastle upon Tyne, UK
A. Yakovlev, University of Newcastle upon Tyne, UK
A. Bystrov, University of Newcastle upon Tyne, UK
A technique of constructing dual-rail Muller pipelines tolerant to transient faults is proposed. The pipeline datapath is either an NCL-D or NCL-X circuit. A dedicated controller implements the error recovery protocol, which significantly improves fault tolerance with respect to the earlier Rail Synchronization method. A case study featuring transient fault simulation is presented.
Citation:
K.T. Gardiner, A. Yakovlev, A. Bystrov, "A C-element Latch Scheme with Increased Transient Fault Tolerance for Asynchronous Circuits," iolts, pp.223-230, 13th IEEE International On-Line Testing Symposium (IOLTS 2007), 2007
Usage of this product signifies your acceptance of the Terms of Use.