Design of a Self Checking Reed Solomon Encoder

	This Article
	PDF RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan/Endnote
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by G. C. Cardarilli Articles by S. Pontarelli Articles by M. Re Articles by A. Salsano

11th IEEE International On-Line Testing Symposium

Design of a Self Checking Reed Solomon Encoder (PDF)

Saint Raphael, French Riviera, France

July 06-July 08

ISBN: 0-7695-2406-0

	ASCII Text	x
	G. C. Cardarilli, S. Pontarelli, M. Re, A. Salsano, "Design of a Self Checking Reed Solomon Encoder," IEEE International On-Line Testing Symposium, pp. 201-202, 11th IEEE International On-Line Testing Symposium, 2005.

	BibTex	x
	@article{ 10.1109/IOLTS.2005.21, author = {G. C. Cardarilli and S. Pontarelli and M. Re and A. Salsano}, title = {Design of a Self Checking Reed Solomon Encoder}, journal ={IEEE International On-Line Testing Symposium}, volume = {0}, year = {2005}, issn = {1530-1591}, pages = {201-202}, doi = {http://doi.ieeecomputersociety.org/10.1109/IOLTS.2005.21}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - IEEE International On-Line Testing Symposium TI - Design of a Self Checking Reed Solomon Encoder SN - 1530-1591 SP201 EP202 A1 - G. C. Cardarilli, A1 - S. Pontarelli, A1 - M. Re, A1 - A. Salsano, PY - 2005 KW - null VL - 0 JA - IEEE International On-Line Testing Symposium ER -

G. C. Cardarilli, University of Rome "Tor Vergata"

S. Pontarelli, University of Rome "Tor Vergata"

M. Re, University of Rome "Tor Vergata"

A. Salsano, University of Rome "Tor Vergata"

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/IOLTS.2005.21

In this paper, an innovative self-checking Reed Solomon encoder architecture is described. The presented architecture exploits some properties of the arithmetic operations in GF(2s) related to the parity of the binary representation of the field elements. Moreover, a method for introducing self-checking capabilities on all the arithmetic structures used in the Reed Solomon encoder is presented. Finally the self-checking encoder architecture has been mapped on a FPGA evaluating its area overhead.

Citation:

G. C. Cardarilli, S. Pontarelli, M. Re, A. Salsano, "Design of a Self Checking Reed Solomon Encoder," iolts, pp.201-202, 11th IEEE International On-Line Testing Symposium, 2005

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.