loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
2006 International Conference on Intelligent Information Hiding and Multimedia Signal Processing (IIH-MSP'06)
A Single-Stream Pipelined Instruction Decompression System for Embedded Microprocessors
Pasadena, California, USA
December 18-December 20
ISBN: 0-7695-2745-0
Yuan-Long Jeang, Kun Shan University
Tzuu-Shaang Wey, Kun Shan University
Hung-Yu Wang, National Kaohsiung University of Applied Sciences
Chih-Chung Tai, National Kaohsiung University of Applied Sciences
For instruction decompression, techniques such as single buffering, double buffering and pipelining have been proposed. However, due to jumping penalty, these techniques incur more delays in pipeline or system has to be stopped to refill the cache buffers. A Pipeline with Back-up for Flushing (PBF) technique has been developed that incurs no delay and without stopping due to jumping. However, the first instruction of each basic block should not be compressed and be put in another ROM, and thus the compression ratio should be sacrificed. This paper improves the PBF technique such that a single program ROM needed only. The simulation results for several benchmarks show that the average compression ratio is decreased about 11%, and the hardware cost deceased about 8%.
Citation:
Yuan-Long Jeang, Tzuu-Shaang Wey, Hung-Yu Wang, Chih-Chung Tai, "A Single-Stream Pipelined Instruction Decompression System for Embedded Microprocessors," iih-msp, pp.571-574, 2006 International Conference on Intelligent Information Hiding and Multimedia Signal Processing (IIH-MSP'06), 2006
Usage of this product signifies your acceptance of the Terms of Use.