loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
2009 Fifth International Conference on Wireless and Mobile Communications
An Efficient FPGA Implementation for an DECT Brute-Force Attacking Scenario
Cannes/La Bocca, France
August 23-August 29
ISBN: 978-0-7695-3750-4
We present a novel attacking scenario to break into secured DECT-GAP communication. To demonstrate the feasibility of our attack, we propose a brute-force architecture to efficiently recalculate all communication-related shared secrets between the DECT base station and handset. The efficiency of our architecture is demonstrated by a highly pipelined, multi-brute-force-component FPGA implementation. It exploits common weak random number generators implemented at the DECT base stations and a weak authentication scheme between the DECT base stations and their handsets.
Index Terms:
DECT security, DSAA, DSC, brute-force attack, FPGA
Citation:
H. Gregor Molter, Kei Ogata, Erik Tews, Ralf-Philipp Weinmann, "An Efficient FPGA Implementation for an DECT Brute-Force Attacking Scenario," icwmc, pp.82-86, 2009 Fifth International Conference on Wireless and Mobile Communications, 2009
Usage of this product signifies your acceptance of the Terms of Use.